



We provide IT Staff Augmentation Services!

Physical Design Engineer Resume

★★★★★ 2.00/5 (Submit Your Rating)

SUMMARY:

- Proven experience as a CPU Design Engineer in Intel's Server Product Development Group. Experienced in managing multiple stakeholders and customers like RTL front - end
- Validation, and Circuit/Physical teams, to enable successful tapeouts across Intel's servers and chipsets on 14nm, 22nm and older processes. Experienced in EDA tools like Synopsys DC, ICC, ICC2-DP, ICValidator
- Timing, Power grid distribution, Block integration and Physical Verification), along with fixing and validating pre- and post-silicon bugs. Owned sign-off of multiple high speed sections for Floorplanning/Layout, Clocking, Power reduction, Noise elimination, Reliability
- Verification (IR, ESD, EM, SH), and Physical Design Verification. Expertise with 10nm design environment, flows, tools, optimization methods, and physical implementation of SoC sub-components.
- Mentored junior team members to be successful and productive. Successfully worked with numerous internal and external customers to enable on-time project completion. Solid understanding of the
- IC design and fabrication flow, lithography, IC fabrication and design for manufacturability issues. Familiarity and experience with power-on bring up, data capture, software interfacing and diagnostics of digital camera sensor boards.

PROFESSIONAL EXPERIENCE:

Physical Design Engineer

Confidential

Responsibilities:

- Closed 2 critical, large, complex 500k+ gate blocks in Ivytown server project, meeting aggressive schedule deadlines
- Resolved Section noise violations across two complex Ivytown sections from hundreds down to zero
- Reduced block Noise simulation runtimes from hours to minutes by flow partitioning/paralleliz

ing

- Improved Min delay and ECO rerouting flows on Jaketown server project saving 4 weeks of schedule
- Identified shortcomings in the Timing improvement recipes/toolkits that led to fine tuning of solutions for all section owners and saved 2 weeks of schedule
- Root-caused and fixed hundreds of Noise violations due to extraction issues with cross-sectional repeater routing broken at section boundaries
- Scripted conversion of an Excel deleted sequential waivers file, automatically and on demand, into a csv file in Unix referenced by the Jaketown Flow Manager for all block runs and which significantly helped reduce/ratify the unwaived/waived deleted sequentials enabling high-confidence tapeout
- Drove implementation of critical DFX signal routing across numerous sub-sections working with Clock and DFX team members which ensured continuity across various die hops
- Resolved problems with the DC timing/constraints setup to enable significant reduction in timing paths and early closure of blocks to pull-in the Jaketown tapein schedule by 2 weeks
- Pioneered the implementation and testing of the Timing Wall Optimization flow in Jaketown which showed a marked improvement in the timing wall with clock buffer insertion in DC - Topo and ICC stages, helping reduce block closure times and the tapeout schedule
- Pioneered a new Clock+DFX net routing methodology for several blocks in high speed I/O sections

Senior Component Design Engineer / Verification Engineer

Confidential

Responsibilities:

- Enabled on-time/high quality tapeouts with ownership of physical design implementation of several partitions, which involved tasks ranging from clock tree synthesis to DFT and physical design verification
- Implemented automated partition DFT DRC statistics collection through scripts that quickly provided key indicators of the health of the design and enabled easy tracking capabilities in SharePoint
- Automated running of partition level Scan DFT DRC checks, providing comprehensive partition status within 2 hours of DC netlist synthesis
- Root-caused Scan DRCs by learning Verilog HDL and provided feedback to RTL team
- Analyzed untestable faults through TetraMax and improved ATPG fault coverage further by 0.4%
- Implemented and tested MBIST (Memory Built-In Test) methodology with RTL team

Component Design Engineer / Verification Engineer

Confidential

Responsibilities:

- Captured and processed digital camera sensor images from capture boards and generated color images from raw sensor data using C++ processing
- Pioneered a hierarchical Scan insertion methodology using DFTAdvisor
- Supervised a web developer intern in the development of the Division's website designed to become a center of collaboration
- Divisional Recognition s for Operational Excellence/Productivity by Improving RTL-tapeout throughput time from 12 to 6 weeks
- Fabric Chipset Division Recognition - Demonstrating the first functional InfiniBand Fabric at 2001 IDF

 Report an issue